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Abstract—the paper presents IPPro which is a high 
performance, scalable soft-core processor targeted for image 
processing applications. It has been based on the Xilinx DSP48E1 
architecture using the ZYNQ Field Programmable Gate Array 
and is a scalar 16-bit RISC processor that operates at 526MHz, 
giving 526MIPS of performance. Each IPPro core uses 1 DSP48, 
1 Block RAM and 330 Kintex-7 slice-registers, thus making the 
processor as compact as possible whilst maintaining flexibility 
and programmability. A key aspect of the approach is in 
reducing the application design time and implementation effort 
by using multiple IPPro processors in a SIMD mode. For 
different applications, this allows us to exploit different levels of 
parallelism and mapping for the specified processing architecture 
with the supported instruction set. In this context, a Traffic Sign 
Recognition (TSR) algorithm has been prototyped on a Zedboard 
with the colour and morphology operations accelerated using 
multiple IPPros. Simulation and experimental results 
demonstrate that the processing platform is able to achieve a 
speedup of 15 to 33 times for colour filtering and morphology 
operations respectively, with a reduced design effort and time. 
 
Keywords—FPGA, processor architecture, embedded systems, 
heterogeneous computation, image processing, traffic sign 
detection. 
I. INTRODUCTION 
Embedded Vision (EV), Video Analytic (VA) and Smart 
Camera applications are being widely used; the Embedded 
Vision Alliance estimates a market worth $25b by 2018 [1]. 
Typically, video streams are captured from multiple cameras 
and then sent to a centralized processing server, requiring high 
transmission bandwidth and memory. Alternatively, a 
distributed approach can be used where data-intensive front-
end pre-processing is carried out inside the camera module as 
illustrated in Fig. 1; this gives a reduction in data bandwidth 
requirements from MB/s to kB/s. 
Typically, customized application specific hardware 
accelerators based on Field Programmable Gate Arrays 
(FPGA) are ideal platforms for real-time image processing 
applications. They offer high levels of parallelism and 
improved performance over DSP and CPU-based platforms, 
and provide much lower power consumption than GPUs [2]. 
The challenge is to build a      front-end FPGA solution that 
gives high performance but which can be easily programmed. 
This needs careful design as FPGAs have considerable 
processing resources but limited memory.  
There are number of FPGA-based image processors in the 
open literature. These include: a vector processing approach 
[3] which uses fixed, pipelined functional units (FUs) that can 
be inter-connected; the soft vector processor VESPA 
architecture [4] which employs vector chaining, control flow 
execution support and banked register file to reduce execution 
time. However, both approaches are limited to a clock rate less 
than 200MHz. VENICE [5] is a processor–based solution that 
provides support for operations on unaligned vectors and 
FlexGrip [6] is a FPGA-based multicore architecture that 
allows mapping of pre-compiled CUDA kernels which is 
scalable, programmable and flexible. However, both solutions 
operate only at 100MHz.  
Backend 
Processing
KB/s
MB/s
Location # 1
Face 
Recognition
 
 
Fig. 1 Distributed computing approach to Video Analytics 
 
The key is to build a much faster soft-core, processor which 
can meet the performance requirements of image processing. 
This can be achieved by carefully crafting a multicore Single 
Instruction Multiple Data (SIMD) or a Multiple Instruction 
Multiple Data (MIMD) processor architecture which 
efficiently utilizes FPGA resources, e.g. DSP blocks, 
embedded memory. Chu et.al [7] has created such 
programmable, heterogeneous parallel soft-core processor 
architecture, but it was focused towards telecommunication 
applications. Similarly, iDEA [8] is a 9-stage, pipelined 
DSP48E1 based soft-core processor which supports basic 
arithmetic and logical instructions by utilizing limited FPGA 
resources. The design runs at 407MHz which is 1.93 times 
faster than Xilinx MicroBlaze and significantly faster than 
previous work. 
Whilst these solutions offer flexibility and scalability, they are 
difficult to extend/adapt to multicore architectures due to 
limited connectivity or use deeply pipelined 9-stage 
architecture [8] and can further be improved. We propose the 
IPPro soft-core processor which operates at 526MHz but with 
a much smaller pipeline and extendable to multicore 
architectures. It has been specifically targeted for image 
processing applications and in this paper, we demonstrate its 
performance for a Traffic Sign Recognition (TSR) algorithm 
implemented on a Xilinx Zynq Zedboard.  
The paper is organised as follows. Section 2 describes the 
IPPro processor architecture outlining the key design 
decisions. The system architecture is described in section III 
and is followed by a TSR implementation using Zedboard in 
section IV. Finally conclusions and future work are outlined.  
II. IPPRO ARCHITECTURE 
Numerous hard and soft FPGA implementations exist in the 
research and industrial domains [3-8] to simplify the hardware 
design flow. High Level Synthesis (HLS) tool approaches such 
as Xilinx’s Vivado and Altera’s OpenCL, allow the creation of 
efficient hardware realizations. However, a gap exists between 
efficient FPGA realization (resource utilization and 
performance) and programmability (reduced design time). The 
aim of a major research programme at Queen’s University 
Belfast is to fill this gap by the creation of a completely 
programmable platform consisting of FPGA-based 
programmable hardware and a software tool-chain to makes it 
easier to use and reconfigure the underlying hardware with 
less design effort without compromising performance. Central 
to this philosophy is the creation of a flexible, programmable 
and reconfigurable platform which is presented here. 
To achieve performance and take advantage of FPGA 
parallelism, multicore heterogeneous processors supporting 
SIMD and MIMD execution models capable of exploiting 
Data Level Parallelism (DLP) and Instruction Level 
Parallelism (ILP) are required. The challenges for the 
complete approach include: 
 
1) A suitable high-level representation such as the CAL 
Data Flow Graph (DFG) representation [9] which allows 
expression of DLP. 
2) Capability to apply decomposition, mapping, resource 
binding and scheduling onto a hardware platform in an 
efficient manner using tools such as ORCC [9]. 
3) High performance FPGA-based hardware in the form of a 
processor that offers high performance and software 
programmability. It has a flexible memory hierarchy, 
performance and data communication model which is able 
to adopt to different high level DFG models. 
 
This section describes the IPPro soft-core processor which is a 
16-bit signed fixed-point scalar processor based on RISC 
load/store architecture but customizable to 8/16/32 bits. It is 
hand-coded using Xilinx primitives and designed to be 
scalable and flexible enough to easily extend for multi-core 
operation (see section III). A key consideration is to create an 
architecture which has been optimized for image processing 
algorithms but also achieves high performance. The complete 
datapath is illustrated in Fig. 2. It uses distributed memory to 
build the lowest level of memory hierarchy available to 
multicore architecture, supported by addressing modes to 
make it flexible. This helps to match the IPPro memory with 
the algorithmic characteristics and execution flow. Whilst 
linear operations are common, it is important to support a non-
linear data dependent execution which includes conditional 
execution and branches. This requires careful consideration as 
how the execution flow is decomposed and mapped to the 
underlying FPGA architecture. The following design decisions 
were made to optimize FPGA performance and image 
processing needs: 
 
1) High processing capability (350-450MIPS) is required to 
handle the large data (30-40MB/s) needed for real-time 
video streaming. This is achieved by explicit mapping of 
operations and logic to resource primitives. 
2) Efficient memory utilization by distributing memory to 
hide data transfer overheads between main and local 
memory to keep IPPro busy in processing data. Dedicated 
kernel memory accelerates the linear filter operations. But 
also reduces the code size by avoiding excessive 
load/store instructions and maximize memory reusability. 
3) Optimized instructions/addressing modes and reduced 
branch penalty by reducing number of pipeline stages as 
unpredicted branches degrade performance: special 
instruction sets to allow the acceleration of image 
processing operations; addressing modes to give 
flexibility to the programmer and; conditional execution 
in the form of a customizable and flexible branch 
controller (BC) to support mask-based conditional 
execution out-of-box without need of significant 
architectural changes. 
 
Fig. 2. IPPro Processor Datapath 
A. Memories 
The IPPro contains small, fast and efficient memory to locally 
store data and keep Arithmetic and Logic Unit (ALU) busy in 
processing data. This helps to hide data transfer overheads 
between the main and local memories. The following 
memories are listed below with their respective memory sizes: 
 
Instruction Memory (IM)/Instruction Register (IR) 
Register File (RF) 
Data Memory (DM) 
Kernel Memory (KM)    
34 bits 
32x16 bits 
32x16 bits 
32x16 bits    
 
Sizes were chosen to allow an effective balance between 
image processing requirements and efficient utilization of 
FPGA resources. Memories are implemented using FPGA 
distributed memory resources except the IM which is based on 
BRAM. The design choice was made to allocate a size of 32 
registers to facilitate area operations. The RF is a quad-port 
RAM with 1 synchronous write and 3 asynchronous reads 
used to store data locally and allows 3 operands operations e.g. 
multiply-add (MULADD) to be accommodated as they are 
efficient and commonly used in image processing applications. 
To accelerate area operations, a dedicated KM is included into 
IPPro datapath near ALU. It allows programmer to store 
frequently used constants e.g. filter coefficients, permitting 
memory reuse and reduced program code size by avoiding 
unnecessary load/store instructions. The DM is designed to 
store data/pixels before/after processing and can be used to 
store temporary results. Considering the mentioned memory 
distribution, IPPro supports following four addressing modes: 
 
1. Register File – Register File 
2. Register File – Data Memory 
3. Register File – Kernel Memory 
4. Register File – Immediate 
(R-R) 
(R-D) 
(R-K) 
(R-I) 
TABLE. I 
IMAGE PRE-PROCESSING OPERATIONS 
Area 
Operation 3-D Conv. 
[A B C; D E F; X Y Z] 
e.g. Gaussian, Sobel, Erosion, Dilation 
Point 
Operations 
Threshold O = (A > threshold)? 1 : 0 
Contrast O = (A – 0.5) * contrast + 0.5 
RGB to 
Grey 
O = (( R<<2)+((G <<2)+G)+ B)>>3 
Geometric 
Operations 
Reflect ݔ2 ൌ ݔ1  ;   ݕ2 ൌ െݕ1 ൅ ሺ2 כ ݕ0ሻݕ2 ൌ ݕ1  ;   ݔ2 ൌ െݔ1 ൅ ሺ2 כ ݔ0ሻ
Translate ݔ2 ൌ ݔ1 ൅  ߚݔ ݕ2 ൌ ݕ1 ൅  ߚݕ 
B. Instruction set 
Most pre-processing applications require point and area 
operations which comprise arithmetic and logical operations as 
shown in Table. I. As, the IPPro supports basic arithmetic and 
logical operations, a series of IPPro instructions are needed to 
implement them, as incorporation of special instruction 
impacts clock rate and affect performance. Table. I have been 
used to drive the instruction set listed in Table II and lists all 
53 supported instructions, along with their respective 
addressing modes. BZF, BEQF, BGTF and BSF are Branch 
instructions that require IPPro flags which are discussed later.  
C. Datapath 
The complete IPPro datapath is shown in Fig. 2. It has a load-
store 5-stage balanced pipelined architecture giving a fixed 
latency of 5 clock cycles. It exploits the features of the Xilinx 
DSP48E1 to implement all of the supported instructions and 
provides a balance between hardware resource utilization, 
performance, throughput, latency and branch penalty. A 
balanced pipeline simplifies the development of compiler tool-
chain compared to variable pipeline architecture. The deep 
pipeline comes at the cost of larger latency and branch penalty 
which adversely affects the overall performance. Various 
techniques predict branches but none of them was deemed to 
give a shorter latency. The five pipeline stages are as follows: 
 
1. Fetch 
2. Decode 
3. Execute 1 
4. Execute 2 
5. Write Back 
(IF) 
(ID) 
(EXE1) 
(EXE2) 
(WB) 
 
TABLE. II 
INSTRUCTION SET 
R-R R-K R-I Misc. 
ADD LOR ADDK LORK ADDI LD 
SUB LNOR SUBK LNORK SUBI ST 
MUL LNOT MULK LNANDK LANDI BZF 
MULADD LNAND MULADDK LANDK LXORI BEQF 
MULSUB LAND MULSUBK STK LXNRI BGTF 
MULACC LSL MULACCK LSLK LORI BSF 
LXOR  LSR LXORK LSRK LNORI JMP 
LXNR MIN LXNRK MINK LNANDI CMP 
 MAX  MAXK MINI NOP 
    MAXI  
 
Each stage takes a single clock cycle to execute. IF and ID 
stages read the instruction and two execution stages (EXE1 
and EXE2) support the logical and multiply accumulate 
operations e.g. MULADD, MULSUB. The 
programmer/compiler takes care of possible data and control 
hazards during scheduling and register allocation.  
The execution model follows a traditional processor approach 
where the instruction is first fetched from the IM and decoded 
by the ID; this generates corresponding control signals to 
modify/control the data-path needed to execute respective 
instruction. During ID, data operands are read asynchronously 
from the RF or KM and stored into pipeline registers. In next 
clock cycle, they are forwarded to the EXE1 stage; both EXE1 
and EXE2 are internal to the DSP48E1 block. At this stage, 
the DSP48E1 is dynamically reconfigured on a cycle-to-cycle 
basis utilizing the control signals generated by ID. This 
process has explained in detail in reference [10]. 
D. Flags& Branches 
Flags are important status indicators in processors and used to 
handle exceptions encountered during data computation. IPPro 
currently supports data flags but flexible to define new flags 
by defining them in the Branch Controller (BC) as shown in 
Fig. 2. 
 
1. GTF 
2. EQF 
3. ZF 
4. SF 
(Greater than) 
(Equal) 
(Zero) 
(Sign Flag) 
 
Flags in IPPro are generated using the p
function embedded inside the DSP48E1. It c
operands available at the input of DSP48E
PATTERNDETECT (PD) bit in the very sam
both operands are equal. Therefore no addition
needed to compute the flag bit which is impo
of conditional/data dependent instructions be
the multicore architecture. BC is flexible and 
as combinational logic. 
TABLE. III 
IPPro SYNTHESIS RESULTS 
 
IPPro Virtex-6 Virtex-7 XC6VLX240T -3 XC7VX550T -3 
Slice Reg’s 330 <1% 330 
Slice LUTs 273 <1% 273 
DSP48E1 1 <1% 1 
BRAM 1 <1% 1 
Freq. (MHz) 509 526 
E. Conditional Branch and Jump 
IPPro supports both conditional and uncon
instructions to support loops, which in tu
program code size. IPPro handles branch instr
help of the BC and Branch Handler (BH) as i
2. The BC compares the IPPro flags aga
instruction. If the condition is met, it instr
change the Program counter (PC) value to th
in IM, and branch is executed. With the
constraints, the branch penalty is 5 clock cy
instruction is handled in the same way
unconditional.  
The reason to have a separate BC and BH ha
make the IPPro scalable and adaptable for 
for handling conditional execution using 
technique. In this case, the BC generates the
sends it to the SIMD Controller (SIMDC) to
the respective processor need to be halted o
IPPro is extendable and can be used to de
processor designs. 
F. IPPRO Results 
The complete design is synthesized, implemen
on the Xilinx ZYNQ XC7Z020 SoC using X
and Mentor Graphics ModelSim SE v10.2. T
the synthesis results and the percentage of
resource of different FPGAs. 
III. MULTICORE PROCESSOR
Fig. 3 shows the block diagram of the fron
architecture. It was prototyped on a Zedboard 
Xilinx Zynq SoC which comprises on-chip 
processors and programmable logic. The 
comprised of a number of IPPro cores connec
giving an n-way SIMD-IPPro. Each SIMD
attern detector 
ompares the two 
1 and sets the 
e clock cycle if 
al clock cycle is 
rtant in the case 
ing executed in 
scalable defined 
Zynq SoC 
XC7Z020-3 
330 
273 
1 
1 
526 
ditional branch 
rn reduces the 
uctions with the 
llustrated in Fig. 
inst the branch 
ucts the BH to 
e target address 
 IPPro pipeline 
cles. The Jump 
 except it is 
s been driven to 
SIMD operation 
a core masking 
 mask value and 
 decide whether 
r not. Therefore, 
velop multicore 
ted and verified 
ilinx ISE v14.1 
able III presents 
 each hardware 
 
t-end processor 
platform using a 
dual-core ARM 
SIMD-IPPro is 
ted together thus 
-IPPro has two 
levels of memories i.e. local and s
is to connect these multiple IPPro
together sharing data to meet the 
without compromising performance
Multicore operation is achieved 
pipeline of IPPro datapath by replac
letting the SIMD Program Memory 
program code controlled by SIMD
BH module have to be removed f
keeping the BC and incorporating 
modifications result in the multip
architecture shown in Fig. 3. Sinc
IPPro are connected in SIMD m
resources that can be shared amon
area utilization (see Table. IV). 
The Zedboard contain external me
DDR3 to buffer captured ima
processing. The dual-ARM cores ar
unprocessed data to SIMD-IPPro
control scheduling, synchronizatio
transfer etc. Direct Memory Acces
transfer of data between ARM and 
Similarly, SIMD Controller is res
control decisions inside SIMD-IP
decode instructions and control the
processors. Right 
down in the 
processing chain 
there are IPPro 
processors that 
are presented in 
this paper. They 
are simple scalar 
highly efficient 
programmable processors having 
designed to accelerate basic data
FPGA’s PL. 
 
Fig. 3 Front-End Process
SHA
Hardware Resou
Program Memory
Kernel Memory 
Instruction Decod
Register File 
Data Memory 
ALU (DSP48E1) 
hared. The main challenge 
 processors interconnected 
algorithmic characteristics 
.  
by modifying the fetch 
ing the IM with the IR and 
cache hold the main SIMD 
C.  Moreover, the PC and 
rom IPPro datapath whilst 
it into the SIMDC. These 
le SIMD-IPPro, processor 
e all processors in SIMD-
ode, there are hardware 
g them allowing reduced 
mory interfaces including 
ges in real-time before 
e responsible for streaming 
 processor and handling 
n, intra SIMD-IPPro data 
s (DMA) is used for fast 
Programmable Logic (PL). 
ponsible for handling the 
Pro which include fetch, 
 execution of SIMD-IPPro 
a special instruction set 
 intensive operations on 
 
or architecture 
TABLE IV 
RED RESOURCES 
rce IPPro SIMD-IPPro 
 NO YES 
NO YES 
er NO YES 
NO NO 
NO NO 
NO NO 
IV. CASE STUDY: TRAFFIC SIGN RECOGNITION 
This section presents an implementation and assessment of 
TSR algorithm acceleration using SIMD-IPPro as it is a 
typical image processing application. Fig. 4 illustrates the 
different stages of TSR algorithm. Colour filtering is the most 
data intensive operations and used to separate red and blue 
traffic signs from the background of the image. Morphological 
operations are then applied to clean up small holes in objects, 
thus avoiding unnecessary processing on objects which are too 
small to be successfully recognised even if they are traffic 
signs. 
Some FPGA-based accelerator solutions exist [10-13]. The 
work in [11] uses a MicroBlaze processor on a Virtex-5 with 
hardware accelerators for colour filtering and morphological 
operations on images of 
320x240 pixels; it 
computes in 777ms. In 
[12], LEON3 CPUs are 
used in a Virtex4 
FPGA, but this leaves 
little room for custom 
accelerators; their 
design completes within 
600ms, but the image 
size is not discussed. 
The Altera-based 
Cyclone II based design 
in [13] does not 
consider circular traffic signs. In [14], a Zynq SoC is used to 
accelerate the colour and morphology operation of TSR using 
a 1920x1080 image size, whole algorithm is performed in the 
ARM processors; it takes 5s to process it. The key advantage 
here is the use of soft processors for the complete software 
based acceleration. 
Fig. 5 shows the adopted system level architecture. The image 
size used is 600x400 pixels. The host is used to send 
commands to the PS using the UART interface that gives 
console access to Linux operating system. It gives access to 
OpenCV libraries which are used to perform rest of the TSR 
stages inside the ARM. The Ethernet connection can be used 
for larger data transfer to/from the Zedboard. Data 
communication between the Processing System (PS) and the 
PL is provided by the High Performance (HP) ports, as they 
give much higher throughput than General Purpose (GP) 
ports. The GP ports are used but only to read/write to the AXI 
Lite register space inside the DMA Engine. In the PL, there is 
a SIMD-IPPro controlled by a defined finite state machine. In 
our design, the colour and morphology operations were 
accelerated, as they represent the most computationally 
complex as shown in Fig. 6 while rest of the stages were 
implemented using on-chip dual ARM core (see Fig. 5). To 
accelerate colour and morphology stages, SIMD-IPPro consist 
of 32 and 16 processors are used respectively. 
Table. V present the results obtained by processing set of real 
images using IPPro running on Zedboard. The execution time 
taken by the targeted colour and morphology stages using 32 
and 16 IPPro cores is ≈2x smaller (19.710ms and 41.361ms) 
provided that difference in computational intensity was ≈4.5x 
higher (88.865ms and 399.793ms) previously achieved by 
[14]. Fig. 6 clearly shows that proposed architecture achieved 
better acceleration maintaining higher throughput 30-
92MPixels/s. Moreover, this gain indirectly accelerated the 
edge/contours detection and bounding boxes stages 
implemented in PS, as they are using colour and morphology 
filters. 
 
 
Fig. 5: System Level Architecture of TSR acceleration 
The synthesis result presented in Table. V did not share 
resources for quick prototyping as discussed in Table. IV. 
Therefore the design has not been optimised for area. Also, the 
IPPro is capable of operating at 526MHz rather than 150MHz 
due to limited clock support in Zedboard. In this case the 
results presented in Table. VI will have 3.51 times 
improvement without any additional optimisation in the 
datapath. This gives a throughput of 105–323 MPixels/s, 
means the IPPro is capable of processing HD video at almost 
155 frames per second (fps). 
 
TABLE. V 
ACCELERATION OF TSR USING SIMD-IPPro 
SIMD-IPPro  @ 150MHz SIMD-IPPro  @ 526MHz 
Colour Morph. Colour Morph. 
# of cores 32 16 32 16 
Freq.(MHz) 150 150 526 526 
Slices Regs. 38622 (36%) 42066 (40%) 38622 (36%)  42066 (40%) 
LUTs 23318 (44%) 30207 (57%) 23318 (44%)  30207 (57%) 
DSP48E1 32       (15%) 48       (22%) 32       (15%)  48       (22%) 
BRAM 40       (29%) 75       (54%) 40       (29%)  75       (54%) 
Cycles/pixel 160 26 160 26 
MPixels/sec 30 92.30 ≈105.3 ≈323.973 
Exec. Time (ms) 19.710 41.361 ≈5.615 ≈11.787 
Speed up 4.51x 9.66x ≈15.83x ≈33.90x 
 
TABLE. VI 
PERFORMANCE COMPARISON  
Design Family Fps Processor Image Size 
IPPro Zynq 2.38/3.62* Hard ARM Cortex 600 x 400 
[14] Zynq 0.2 Hard ARM Cortex 1920 x1080 
[11] Virtex-5 1.29 Soft Microblaze 320 x 240 
[12] Virtex-4 2 Soft LEON Not Avail. 
[12] Cyclone-II 0.058 Soft Nios II 320 x 240 
*SIMD-IPPro running @ 526MHz 
 
Table. VI compares performance of different software based 
accelerators in fps. It shows how the proposed architecture can 
achieve better performance. However, it can further improved 
 
Fig. 4 Traffic sign detection algorithm 
as limiting factor is the overhead of data
infrastructure as it spends approximately 
processing time transferring data to/from DDR
Fig. 6: Comparison of TSR acceleration (Sta
V. CONCLUSIONS AND FUTURE 
In this paper, a high performance and sc
processor design has been presented. The sca
been fully implemented and tested on Zed
implementation of a TSR algorithm. Given t
TSR acceleration, the IPPro accelerated the 
by 15-33 times. Given that the design involves
written IPPro code, the implementation stag
decomposing the algorithm and mapping to th
The design effort and time is significantly 
compromising throughput. This shows th
potential of being able to approach the perfo
crafted FPGA designs with the advantages 
design. With the custom-made toolset and co
currently under development, it will be pos
decompose and parallelize the interested al
much effort and reduced design time. 
 
The following has been proposed to optimize t
• Modify the system level clock mana
Zedboard to enable the IPPro to run a
526MHz. 
• A shared resource based SIMD-IPPro arch
• Substitution of the finite state machin
Controller. 
• Acceleration of the template-matching st
as it is taking 22.5% of overall execution 
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